# Digital Circuits ECS 371 

## Dr. Prapun Suksompong

 prapun@sitit.tu.ac.th Lecture 13Office Hours:<br>BKD 3601-7<br>Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30

## Adder



Half-adder: A digital circuit that adds two bits and produces a sum and an output carry. It cannot handle input carries.

Full-adder: A digital circuit that adds two bits and an input carry to produce a sum and an output carry.


## 1-bit Adder: Half Adder

- The basic difference between a fulll-adder and a halfadder is that the full-adder accepts an input carry.
- Half-Adder:



$$
\begin{aligned}
\Sigma & =A \oplus B \\
C_{\text {out }} & =A B
\end{aligned}
$$

## 1-bit Adder: Full-Adder

- We will construct a full adder by first adding A and B using a half-adder.

- Then, we use a second half-adder to add $\mathrm{C}_{\text {in }}$ to the result of the first half-adder.


## The Output Carry of Full Adder

$$
\begin{aligned}
C_{o u t} & =A B+B C_{i n}+A C_{i n} \\
& =A B+(A+B) C_{i n} \\
& =A B+(A \oplus B+A B) C_{i n} \\
& =A B+(A \oplus B) C_{i n}+A B C_{i n} \\
& =A B+(A \oplus B) C_{i n} \\
& =C_{1}+S_{1} C_{i n}=C_{1}+C_{2}
\end{aligned}
$$



| $\begin{aligned} & \text { INPUTS } \\ & A \quad B \end{aligned}$ | CARRY IN $C_{\text {in }}$ | CARRY OUT $C_{\text {out }}$ | $\begin{gathered} \text { SUM } \\ \Sigma \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 |
| 00 | 1 | 0 | 1 |
| 01 | 0 | 0 | 1 |
| $0 \quad 1$ | 1 | 1 | 0 |
|  | 0 | 0 | 1 |
| 10 | 1 | 1 | 0 |
| 11 | 0 | 1 | 0 |
|  | 1 | 1 | 1 |

## Multiple-bit Addition

- When one (multiple-bit) binary number is added to another, each column generates a sum bit and a 1 or 0 carry bit to the next column to the left.

- To add binary numbers with more than one bit, we must use additional full-adders.
- For 2-bit numbers, two adders are needed;
- for 4-bit numbers, four adders are used;
- and so on.


## Recall: Binary Addition

- Example: Add the binary numbers 0111 and 1101 and show the equivalent decimal addition.


The carry output of each adder is connected to the carry input of the next higher-order adder. These are called internal carries.


## Recall: Binary Addition

- Example: Add the binary numbers 0111 and 1101 and show the equivalent decimal addition.


A:
B:

- 4-bit adder


$$
1+1+0=2_{10}=10_{2}
$$

If there is no input carry to the LSB, then either a half-adder can be used or the carry input of a fulladder can be made 0 (grounded)


## Recall: Binary Addition

- Example: Add the binary numbers 0111 and 1101 and show the equivalent decimal addition.

- 4-bit adder




## Recall: Binary Addition

- Example: Add the binary numbers 0111 and 1101 and show the equivalent decimal addition.
- 4-bit adder


[^0]
## Recall: Binary Addition

- Example: Add the binary numbers 0111 and 1101 and show the equivalent decimal addition.
- 4-bit adder




## Recall: Binary Addition

- Example: Add the binary numbers 0111 and 1101 and show the equivalent decimal addition.


The output carry from the leftmost full-adder becomes the MSB in the sum

- 4-bit adder



## Parallel Adder

- Two categories (based on the way in which internal carries from stage to stage are handled)

1. Ripple carry (The adder we have studied is a ripple-carry adder.)
2. Look-ahead carry

- Externally, both types of adders are the same in terms of inputs and outputs.
- The difference is the speed at which they can add numbers.
- The look-ahead carry adder is much faster than the ripple-carry adder.
- The speed with which an addition can be performed is limited by the time required for the carries to propagate, or ripple, through all the stages of a parallel adder.


## Ripple Carry Adder

- A ripple carry adder is one in which the carry output of each full-adder is connected to the carry input of the next higher-order stage (a stage is one full-adder).
- Practical consideration: Real devices/gates have propagation time.
- The sum and the output carry of any stage cannot be produced until the input carry occurs.
- This causes a time delay in the addition process



## Look-Ahead Carry Adder

- Speedup the addition process by eliminating ripple carry delay.
- Anticipate the output carry of each stage.



## 74x283: 4-bit Parallel Adder


(a) Pin diagram of 74LS283

(b) 74LS283 logic symbol

## Adder Expansion


(a) Cascading of two 4-bit adders to form an 8-bit adder


## Arithmetic Operations with Signed Numbers

- Using the signed number notation with negative numbers in 2's complement form simplifies addition and subtraction of signed numbers.
- Rules for addition: Add the two signed numbers (as if they are unsigned number). Discard any final carries. The result is in signed form.


## Examples:

$$
+\begin{gathered}
00011110=+30 \\
\frac{00001111=+15}{00101101=+45}
\end{gathered}+\begin{aligned}
& 00001110=+14 \\
& \frac{11101111}{}=-17
\end{aligned} \quad+\begin{array}{r}
11111111=-1 \\
111111000=-8
\end{array}
$$

## Error (Overflow)

- Note that if the number of bits required for the answer is exceeded, error will occur. This occurs only if both numbers have the same sign.
- The error will be indicated by an incorrect sign bit.
- Some textbooks use the word "overflow" to denote this error.


Wrong! The answer is incorrect and the sign bit has changed.

Some textbooks denote this case by "underflow".

Adding two positive numbers produces an overflow if the sign of the result is negative.

Adding two negative numbers produces an underflow if the sign of the result is positive

## Subtraction

- Rules for sulbtraction: 2's complement the subtrahend and add the numbers. Discard any final carries. The result is in signed form.

Example: Repeat the examples done previously, but subtract:

$$
\begin{array}{rrrrr}
00011110 & (+30) & 00001110 & (+14) & 11111111 \\
-\underline{00001111}-(+15) & -11101111 \\
\hline
\end{array}(-17) \begin{array}{r}
-11111000
\end{array}-(-8)
$$

2's complement subtrahend and add:

| $00011110=+30$ | $00001110=+14$ | $11111111=-1$ |
| :---: | :---: | :---: |
| $\underline{11110001=-15}$ | $00010001=+17$ | $00001000=+8$ |
| $\chi 00001111=+15$ | $00011111=+31$ | \%00000111 = +7 |
| Discard carry | Dis | rd |

## Comparator

- A comparator compares two quantities and indicates whether or not they are equal.

(a) Basic magnitude comparator

(b) Example: $A$ is less than $B(2<5)$ as indicated by the HIGH output $(A<B)$


## 74x85: 4-bit Magnitude Comparator



## Encoder

In general, the encoder converts information, such as a decimal number or an alphabetic character, into some coded form.


## Essentially, it performs a "reverse" decoder function. <br> Binary <br> code for 9 <br> 1001

> This encoder accepts an active level on one of its inputs representing a digit, and converts it to a binary output.

## BCD

- Binary coded decimal (BCD) is a weighted code that is commonly used in digital systems when it is necessary to show decimal numbers such as in clock displays.
- Express each of the decimal digits with a binary code.

| Decimal | Binary | BCD |
| :---: | :---: | ---: |
| 0 | 0000 | 0000 |
| 1 | 0001 | 0001 |
| 2 | 0010 | 0010 |
| 3 | 0011 | 0011 |
| 4 | 0100 | 0100 |
| 5 | 0101 | 0101 |
| 6 | 0110 | 0110 |
| 7 | 0111 | 0111 |
| 8 | 1000 | 1000 |
| 9 | 1001 | 1001 |
| 10 | 1010 | 00010000 |
| 11 | 1011 | 00010001 |
| 12 | 1100 | 00010010 |
| 13 | 1101 | 00010011 |
| 14 | 1110 | 00010100 |
| 15 | 1111 | 00010101 |

## Decimal-to-BCD Encoder

The decimal-to-BCD is an encoder with an input for each of the ten decimal digits and four outputs that represent the BCD code for the active digit.


BCD
output

## Example

- Q: Show how the decimal-to-BCD encoder converts the decimal number 3 into a BCD 0011.
- A:The top two OR gates have ones as indicated with the red lines. Thus the output is 0011 .



## Programmable Logic Devices

- There are two broad categories of digital ICs.
$\longrightarrow 1$. Fixed-function logic

2. Programmable logic

Programmable logic
-We've already talked about many of these


## PLD (Programmable Logic Device)

- Historically, the first PLDs were programmable logic arrays (PLAs)
- A PLA is a combinational, two-level AND-OR device that can be programmed to realize any SOP logic expression.
- Hence, it can also be used to implement minimal sum.
- Most PLDs also have a programmable inverter/buffer at the output of the AND-OR array.
- Hence, it can also be used to implemented POS expression and minimal product.

PLA
A $4 \times 3$ PLA with six product terms

Potential connections in the array are indicated by X 's; the device is programmed by establishing only the connections that are actually needed.


## Programmable link in PLDs


(a) Unprogrammed

(b) Programmed

## ECS371 Exam

- NOT to torture you.
- It's an opportunity for you to demonstrate what you have learned from this course.
- Aim for partial credit! If you know something, write that down.


## Some Important Corrections

- These typos in the notes have already been corrected in class.
- However, for those who skipped class, here are some important ones:
- Distributive law:
- $\mathrm{A}+\mathrm{BC}=(\mathrm{A}+\mathrm{B})(\mathrm{A}+\mathrm{C})$
- $A(B+C)=A B+A C$
- Caution: $\mathrm{AB}+\mathrm{CD}=(\mathrm{AB}+\mathrm{C})(\mathrm{AB}+\mathrm{D})=(\mathrm{A}+\mathrm{CD})(\mathrm{B}+\mathrm{CD})$
- NOT the same as $A B C+A B D$
- K-Map for 4 variables



[^0]:    (a) Block diagraa

    $$
    1+1+1=3_{10}=11_{2}
    $$

